Applied Micro - Position: Senior Design Engineer (Transport) Location: Pune Candidate is expected to participate n all facets of front digital ASIC design: developing detailed design requirements, architecture design, VHDL or Verilog RTL detailed design, unit level simulation, follow DFT guidelines, generate test plans, STA, equivalence che
Apply for this job vacancy
No comments:
Post a Comment